cbb
4b8b47bc9b
- 新增完整的CMSIS解决方案配置，包含AC6/GCC/IAR/CLANG编译器支持 - 添加项目配置文件，定义了设备层、系统层、应用层的模块结构 - 配置ARM::CMSIS和GigaDevice::GD32E50x_DFP软件包依赖 - 创建多层代码架构：应用入口(main)、系统层(sys)、设备层(device) - 实现任务管理系统，包含任务调度器和任务执行器分离设计 - 集成ADC、CANFD、定时器、串口、温度采样等核心功能模块 - 添加详细的README文档说明项目结构和代码组织方式 - 配置AC6链接脚本和运行时环境文件 - 设置Git忽略规则以排除编译产物和临时文件
149 lines
5.6 KiB
C
149 lines
5.6 KiB
C
/*!
|
|
\file gd32e50x_dbg.c
|
|
\brief DBG driver
|
|
|
|
\version 2026-02-09, V1.7.0, firmware for GD32E50x
|
|
*/
|
|
|
|
/*
|
|
Copyright (c) 2025, GigaDevice Semiconductor Inc.
|
|
|
|
Redistribution and use in source and binary forms, with or without modification,
|
|
are permitted provided that the following conditions are met:
|
|
|
|
1. Redistributions of source code must retain the above copyright notice, this
|
|
list of conditions and the following disclaimer.
|
|
2. Redistributions in binary form must reproduce the above copyright notice,
|
|
this list of conditions and the following disclaimer in the documentation
|
|
and/or other materials provided with the distribution.
|
|
3. Neither the name of the copyright holder nor the names of its contributors
|
|
may be used to endorse or promote products derived from this software without
|
|
specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
|
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
|
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
|
OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "gd32e50x_dbg.h"
|
|
|
|
#define DBG_RESET_VAL ((uint32_t)0x00000000U) /*!< DBG reset value */
|
|
|
|
/*!
|
|
\brief deinitialize the DBG
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dbg_deinit(void)
|
|
{
|
|
DBG_CTL = DBG_RESET_VAL;
|
|
}
|
|
|
|
/*!
|
|
\brief read DBG_ID code register
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval DBG_ID code
|
|
*/
|
|
uint32_t dbg_id_get(void)
|
|
{
|
|
return DBG_ID;
|
|
}
|
|
|
|
/*!
|
|
\brief enable low power behavior when the mcu is in debug mode
|
|
\param[in] dbg_low_power:
|
|
one or more parameters can be selected which are shown as below:
|
|
\arg DBG_LOW_POWER_SLEEP: keep debugger connection during sleep mode
|
|
\arg DBG_LOW_POWER_DEEPSLEEP: keep debugger connection during deepsleep mode
|
|
\arg DBG_LOW_POWER_STANDBY: keep debugger connection during standby mode
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dbg_low_power_enable(uint32_t dbg_low_power)
|
|
{
|
|
DBG_CTL |= dbg_low_power;
|
|
}
|
|
|
|
/*!
|
|
\brief disable low power behavior when the mcu is in debug mode
|
|
\param[in] dbg_low_power:
|
|
one or more parameters can be selected which are shown as below:
|
|
\arg DBG_LOW_POWER_SLEEP: do not keep debugger connection during sleep mode
|
|
\arg DBG_LOW_POWER_DEEPSLEEP: do not keep debugger connection during deepsleep mode
|
|
\arg DBG_LOW_POWER_STANDBY: do not keep debugger connection during standby mode
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dbg_low_power_disable(uint32_t dbg_low_power)
|
|
{
|
|
DBG_CTL &= ~dbg_low_power;
|
|
}
|
|
|
|
/*!
|
|
\brief enable peripheral behavior when the mcu is in debug mode
|
|
\param[in] dbg_periph: refer to dbg_periph_enum
|
|
only one parameter can be selected which is shown as below:
|
|
\arg DBG_FWDGT_HOLD : hold FWDGT counter when core is halted
|
|
\arg DBG_WWDGT_HOLD : hold WWDGT counter when core is halted
|
|
\arg DBG_CANx_HOLD (x=0,1,2 CAN2 is only available for CL series, CANx are not available for GD32EPRT series): hold CANx receive register counter when core is halted
|
|
\arg DBG_I2Cx_HOLD (x=0,1,2): hold I2Cx smbus timeout when core is halted
|
|
\arg DBG_TIMERx_HOLD (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13, TIMER8..13 are not available for GD32EPRT series): hold TIMERx counter when core is halted
|
|
\arg DBG_SHRTIMER_HOLD : hold SHRTIMER counter when core is halted, except for GD32EPRT series
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dbg_periph_enable(dbg_periph_enum dbg_periph)
|
|
{
|
|
DBG_REG_VAL(dbg_periph) |= BIT(DBG_BIT_POS(dbg_periph));
|
|
}
|
|
|
|
/*!
|
|
\brief disable peripheral behavior when the mcu is in debug mode
|
|
\param[in] dbg_periph: refer to dbg_periph_enum
|
|
only one parameter can be selected which is shown as below:
|
|
\arg DBG_FWDGT_HOLD : hold FWDGT counter when core is halted
|
|
\arg DBG_WWDGT_HOLD : hold WWDGT counter when core is halted
|
|
\arg DBG_CANx_HOLD (x=0,1,2 CAN2 is only available for CL series, CANx are not available for GD32EPRT series): hold CANx receive register counter when core is halted
|
|
\arg DBG_I2Cx_HOLD (x=0,1,2): hold I2Cx smbus timeout when core is halted
|
|
\arg DBG_TIMERx_HOLD (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for GD32EPRT series): hold TIMERx counter when core is halted
|
|
\arg DBG_SHRTIMER_HOLD : hold SHRTIMER counter when core is halted, except for GD32EPRT series
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dbg_periph_disable(dbg_periph_enum dbg_periph)
|
|
{
|
|
DBG_REG_VAL(dbg_periph) &= ~BIT(DBG_BIT_POS(dbg_periph));
|
|
}
|
|
|
|
/*!
|
|
\brief enable trace pin assignment
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dbg_trace_pin_enable(void)
|
|
{
|
|
DBG_CTL |= DBG_CTL_TRACE_IOEN;
|
|
}
|
|
|
|
/*!
|
|
\brief disable trace pin assignment
|
|
\param[in] none
|
|
\param[out] none
|
|
\retval none
|
|
*/
|
|
void dbg_trace_pin_disable(void)
|
|
{
|
|
DBG_CTL &= ~DBG_CTL_TRACE_IOEN;
|
|
}
|
|
|